当前位置: 首页>>代码示例>>C++>>正文


C++ RegClassVector类代码示例

本文整理汇总了C++中RegClassVector的典型用法代码示例。如果您正苦于以下问题:C++ RegClassVector类的具体用法?C++ RegClassVector怎么用?C++ RegClassVector使用的例子?那么, 这里精选的类代码示例或许可以为您提供帮助。


在下文中一共展示了RegClassVector类的8个代码示例,这些例子默认根据受欢迎程度排序。您可以为喜欢或者感觉有用的代码点赞,您的评价将有助于系统推荐出更棒的C++代码示例。

示例1: enablePostRAScheduler

bool ARMSubtarget::enablePostRAScheduler(
           CodeGenOpt::Level OptLevel,
           TargetSubtargetInfo::AntiDepBreakMode& Mode,
           RegClassVector& CriticalPathRCs) const {
  Mode = TargetSubtargetInfo::ANTIDEP_CRITICAL;
  CriticalPathRCs.clear();
  CriticalPathRCs.push_back(&ARM::GPRRegClass);
  return PostRAScheduler && OptLevel >= CodeGenOpt::Default;
}
开发者ID:JiaHung,项目名称:Git_function_prac,代码行数:9,代码来源:ARMSubtarget.cpp

示例2:

bool
CoffeeSubtarget::enablePostRAScheduler(CodeGenOpt::Level OptLevel,
                                    TargetSubtargetInfo::AntiDepBreakMode &Mode,
                                     RegClassVector &CriticalPathRCs) const {
  Mode = TargetSubtargetInfo::ANTIDEP_NONE;
  CriticalPathRCs.clear();
  CriticalPathRCs.push_back(&Coffee::GPRCRegClass);
  return OptLevel >= CodeGenOpt::Aggressive;
}
开发者ID:guoqingzhang,项目名称:llvm-coffee,代码行数:9,代码来源:CoffeeSubtarget.cpp

示例3:

bool
MipsSubtarget::enablePostRAScheduler(CodeGenOpt::Level OptLevel,
                                    TargetSubtargetInfo::AntiDepBreakMode &Mode,
                                     RegClassVector &CriticalPathRCs) const {
  Mode = TargetSubtargetInfo::ANTIDEP_NONE;
  CriticalPathRCs.clear();
  CriticalPathRCs.push_back(hasMips64() ?
                            &Mips::GPR64RegClass : &Mips::GPR32RegClass);
  return OptLevel >= CodeGenOpt::Aggressive;
}
开发者ID:apiotrow,项目名称:emscripten-fastcomp,代码行数:10,代码来源:MipsSubtarget.cpp

示例4: enablePostRAScheduler

bool PPCSubtarget::enablePostRAScheduler(
           CodeGenOpt::Level OptLevel,
           TargetSubtargetInfo::AntiDepBreakMode& Mode,
           RegClassVector& CriticalPathRCs) const {
  Mode = TargetSubtargetInfo::ANTIDEP_ALL;

  CriticalPathRCs.clear();

  if (isPPC64())
    CriticalPathRCs.push_back(&PPC::G8RCRegClass);
  else
    CriticalPathRCs.push_back(&PPC::GPRCRegClass);
    
  return OptLevel >= CodeGenOpt::Default;
}
开发者ID:ADonut,项目名称:LLVM-GPGPU,代码行数:15,代码来源:PPCSubtarget.cpp

示例5: enablePostRAScheduler

bool TargetSubtargetInfo::enablePostRAScheduler(
    CodeGenOpt::Level OptLevel,
    AntiDepBreakMode& Mode,
    RegClassVector& CriticalPathRCs) const {
    Mode = ANTIDEP_NONE;
    CriticalPathRCs.clear();
    return false;
}
开发者ID:johnjohnsp1,项目名称:llvm-late-safepoint-placement,代码行数:8,代码来源:TargetSubtargetInfo.cpp

示例6: enablePostRAScheduler

/// Enable PostRA scheduling for optimization levels -O2 and -O3.
bool SPUSubtarget::enablePostRAScheduler(
                       CodeGenOpt::Level OptLevel,
                       TargetSubtargetInfo::AntiDepBreakMode& Mode,
                       RegClassVector& CriticalPathRCs) const {
  Mode = TargetSubtargetInfo::ANTIDEP_CRITICAL;
  // CriticalPathsRCs seems to be the set of
  // RegisterClasses that antidep breakings are performed for.
  // Do it for all register classes 
  CriticalPathRCs.clear();
  CriticalPathRCs.push_back(&SPU::R8CRegClass);
  CriticalPathRCs.push_back(&SPU::R16CRegClass);
  CriticalPathRCs.push_back(&SPU::R32CRegClass);
  CriticalPathRCs.push_back(&SPU::R32FPRegClass);
  CriticalPathRCs.push_back(&SPU::R64CRegClass);
  CriticalPathRCs.push_back(&SPU::VECREGRegClass);
  return OptLevel >= CodeGenOpt::Default;
}
开发者ID:PhongNgo,项目名称:llvm,代码行数:18,代码来源:SPUSubtarget.cpp

示例7: getCriticalPathRCs

void PPCSubtarget::getCriticalPathRCs(RegClassVector &CriticalPathRCs) const {
  CriticalPathRCs.clear();
  CriticalPathRCs.push_back(isPPC64() ?
                            &PPC::G8RCRegClass : &PPC::GPRCRegClass);
}
开发者ID:AmesianX,项目名称:llvm-othergen,代码行数:5,代码来源:PPCSubtarget.cpp

示例8: getCriticalPathRCs

void MipsSubtarget::getCriticalPathRCs(RegClassVector &CriticalPathRCs) const {
  CriticalPathRCs.clear();
  CriticalPathRCs.push_back(isGP64bit() ?
                            &Mips::GPR64RegClass : &Mips::GPR32RegClass);
}
开发者ID:eGit,项目名称:llvm,代码行数:5,代码来源:MipsSubtarget.cpp


注:本文中的RegClassVector类示例由纯净天空整理自Github/MSDocs等开源代码及文档管理平台,相关代码片段筛选自各路编程大神贡献的开源项目,源码版权归原作者所有,传播和使用请参考对应项目的License;未经允许,请勿转载。